

香港中文大學

The Chinese University of Hong Kong


CSCI2510 Computer Organization

Lecture 07: Cache in Action

Ming-Chang YANG mcyang@cse.cuhk.edu.hk COMPUTE ORGANIZATION Reading: Chap. 8.6

Recall: Memory Hierarchy





Outline




- Cache Basics
- Mapping Functions
 - Direct Mapping
 - Associative Mapping
 - Set Associative Mapping
- Replacement Algorithms
 - Optimal Replacement
 - Least Recently Used (LRU) Replacement
 - Random Replacement
- Working Examples

Cache: Fast but Small



- The cache is a small but very fast memory.
 - Interposed between the processor and main memory.



- Its purpose is to make the main memory appear to the processor to be much faster than it actually is.
 - The processor does not need to know explicitly about the existence of the cache, but just feels faster!
- How to? Exploit the locality of reference to "properly" load some data from the main memory into the cache.


Locality of Reference



- Temporal Locality (locality in time)
 - If an item is referenced, it will tend to be referenced again soon (e.g., recent calls).
 - Strategy: When the data are firstly needed,
 opportunistically bring it into cache (i.e., we hope it will be used soon).
- Spatial Locality (locality in space)
 - If an item is referenced, neighboring items whose addresses are close-by will tend to be referenced soon.
 - Strategy: Rather than a single word, fetching more data of adjacent addresses (unit: cache block) from main memory into cache at a time.
- Cache takes both types of locality into considerations.

Cache at a Glance






- Cache Block / Line: The unit composed of multiple successive memory words (size: cache block > word).
 - The contents of a cache block (of memory words) will be loaded into or unloaded from the cache at a time.
- Cache Read (or Write) Hit/Miss: The read (or write)
 operation can/cannot be performed on the cache.
- Cache Management:
 - Mapping Functions: Decide how cache is organized and how addresses are mapped to the main memory.
 - Replacement Algorithms: Decide which item to be unloaded from cache when cache is full.

Read Operation in Cache



Read Operation:

- Contents of a cache block are loaded from the memory into the cache for the first read.
- Subsequent accesses that can be (hopefully) performed on the cache, called a cache read hit.
- The number of cache entries is relatively small, we need to keep the most likely to-be-used data in cache.
 - When an un-cached block is required (i.e., cache read miss) but the cache is already full, the replacement algorithm removes a cached block and to create space for the new one.




Write Operation in Cache



Write Operation:

- Write-Through Scheme: The contents of cache and main memory are updated at the same time.
- Write-Back Scheme: Update cache only but mark the item as dirty. The corresponding contents in main memory will be updated later when cache block is unloaded.
 - Dirty: The data item needs to be written back to the main memory.



- Which scheme is simpler?
- Which one has better performance?

Outline




- Cache Basics
- Mapping Functions
 - Direct Mapping
 - Associative Mapping
 - Set Associative Mapping
- Replacement Algorithms
 - Optimal Replacement
 - Least Recently Used (LRU) Replacement
 - Random Replacement
- Working Examples

Mapping Functions (1/3)



- Cache-Memory Mapping Function: A way to record which block of the main memory is now in cache.
- What if the case size == the main memory size?




Trivial! One-to-one mapping is enough!

Mapping Functions (2/3)



- Reality: The cache size is much smaller (<<<) than the main memory size.
- Many-to-one mapping is needed!
 - Many blocks in memory compete for one block in cache.

One block in cache can only represent one block in memory




Mapping Functions (3/3)



- Design Considerations of Mapping Functions:
 - Efficient: Determine whether a block is in cache quickly.
 - Effective: Make full use of cache to increase cache hit ratio.
 - Cache Hit/Miss Ratio: the probability of cache hits/misses.
- In the following discussion, we assume:
 - Synonym: Cache Line = Cache Block = Block
 - Note: A cache block is of successive memory words.
 - 1 Word = 16 bits = 2^1 Bytes
 - -1 Block = 8 Words = 2^3 Words
 - Cache Size: 2K Bytes → 128 Cache Blocks
 - Cache Block (CB): The block in the cache.
 - **Memory Size**: 16-bit Address \rightarrow 2¹⁶ = 64K Bytes

→ 4096 **Memory Blocks**

• Memory Block (MB): The block in the main memory.



Recall: Big-Endian and Little-Endian



Byte address

32 bits

+1

+0


+2

- Big-Endian Ordering (e.g., Motorola):
 - ① Byte addresses within a word are ordered left-to-right;
 - ② Lower byte addresses are used for more significant bytes of a multi-byte data (e.g., numbers).
- Little-Endian Ordering (e.g., Intel):
 - ① Byte addresses within a word are ordered right-to-left;
 - ② Lower byte addresses are used for less significant bytes of a multi-byte data (e.g., numbers).




Example: Memory Block #0

1 Block = 2³ Words 1 Word = 2¹ Bytes




Example: Memory Block #1

1 Block = 2³ Words 1 Word = 2¹ Bytes



Example: Memory Block #4095


1 Block = 2^3 Words 1 Word = 21 Bytes



Prior Knowledge: Modulo Operator



- The modulo (%) operator is used to divide two numbers and get the remainder.
- Example:



Class Exercise 7.1

Student ID:	Date:
Name:	


Given the same dividend (10010011)₂ as the previous example, what will be the quotient and remainder if the divisor equals to (10)₂, (100)₂, ..., (100000000)₂?

Direct Mapping (1/4)



Direct


•A Memory Block is directly mapped (%) to a Cache Block.



Associative

•A Memory Block can be mapped to any Cache Block.

(First come first serve!)




Blocks

Blocks

Set Associative

A Memory Block is directly mapped
 (%) to a Cache Set.



Direct Mapping (2/4)




Direct Mapped Cache:

 Each Memory Block will be
 directly mapped to a Cache Block.

Direct Mapping Function:

 $MB \#j \rightarrow CB \#(j \mod 128)$


- 128? There're 128 Cache Blocks.
- 32 MBs are mapped to 1 CB.
 - MBs 0, 128, 256, ..., 3968 → CB 0.
 - MBs 1, 129, 257, ..., 3969 → CB 1.
 - ...
 - MBs **127**, **255**, **383**, ..., **4095** → CB **127**.
- A tag is needed for each CB.
 - Many MBs will be mapped to a same CB in cache.
 - We need to use some cache space (cost!) to keep tags.



Direct Mapping (3/4)

1 Block = 2^3 Words 1 Word = 2^1 Bytes

- **Trick**: Interpret the 16-bit main memory address as follows:
 - Tag: Keep track of which MB is placed in the corresponding CB.
 - 5 bits: 16 (7 + 4) = 5 bits.
 - Block: Determine the CB in cache.
 - 7 bits: There're 128 = 27 cache blocks.
 - Word: Select one word in a block.
 - 3 bits: There're 8 = 23 words in a block.
 - Byte: Select one byte in a word.
 - 1 bits: There're 2 = 21 bytes in a word.
- Ex: CPU is looking for $(0FF4)_{16}$
 - $MAR = (0000 1111 1111 0100)_{2}$
 - $MB = (0000 1111 1111)_2 = (255)_{10}$
 - $CB = (11111111)_2 = (127)_{10}$
 - $Tag = (00001)_2$



Direct Mapping (4/4)



Main

 Why the first 5 bits for tag? And why the middle 7 bits for block?


 $MB \#j \rightarrow CB \#(j \mod 128)$

 $(128)_{10}$ $(128)_{10}$ (10000000)

1111111 Remainder


- Search a 16-bit address (t, b, w, b):
 - ① See if MB (t, b) is already in CB b by 00001111111110100 comparing t with the tag of CB b.


 16-bit Main Memory Address
 - ② If not, replace CB b with MB (t, b) and update tag of CB b using t.
 - ③ Finally access the word w in CB b.



Class Exercise 7.2

- 1 Block = 2³ Words 1 Word = 2¹ Bytes
- Assume direct mapping is used to manage the cache, and all CBs are empty initially.
- Considering CPU is looking for (8010)₁₆:
 - Which MB will be loaded into the cache?
 - Which CB will be used to store the MB?
 - What is the new tag for the CB?






Associative Mapping (1/3)




Direct

•A Memory Block is directly mapped (%) to a Cache Block.




Associative

•A Memory Block can be mapped to any Cache Block.



Set Associative

A Memory Block is directly mapped
 (%) to a Cache Set.



Associative Mapping (2/3)



 Direct Mapping: A MB is restricted to a particular CB determined by mod operation.


Associative Mapping:

Allow a MB to be mapped to any CB in the cache.

 Trick: Interpret the 16-bit main memory address as follows:

- Tag: The first 12 bits (i.e., the MB number) are all used to represent a MB.

– Word & Byte: The last 3 & 1 bits for selecting a word & byte in a block.




Associative Mapping (3/3)

1 Block = 2³ Words 1 Word = 2¹ Bytes

> Main Memory

- How to determine the CB?
 - There's no pre-determined CB for any MB.
 - All CBs are used in the first-come-first-serve (FCFS) basis.
- Ex: CPU is looking for (0FF4)₁₆
 - Assume all CBs are empty.
 - $MAR = (0000 1111 1111 0100)_2$
 - $-MB = (0000 1111 1111)_2 = (255)_{10}^{11}$
 - $Tag = (0000 1111 1111)_2$
- Search a 16-bit addr. (t, w, b):
 - ALL tags of 128 CBs must be compared with t to see whether MB t is currently in the cache.
 - 128 tag comparisons can be done in parallel by hardware (cost!).




Class Exercise 7.3

1 Block = 2^3 Words 1 Word = 2^1 Bytes

> Main Memory

- Assume associative mapping is used to manage the cache, and all CBs are empty initially.
- Considering CPU is looking for (8010)₁₆:
 - Which MB will be loaded into the cache?
 - Which CB will be used to store the MB?
 - What is the new tag for the CB?




Set Associative Mapping (1/3)



Direct

•A Memory Block is directly mapped (%) to a Cache Block.




Blocks

Associative

•A Memory Block can be mapped to any Cache Block.

(First come first serve!)




Blocks

Blocks

Set Associative

 A Memory Block is directly mapped (%) to a Cache <u>Set</u>. (In a set? Associative!)



Blocks


Set Associative Mapping (2/3)



Main

Memory

- Set Associative Mapping: A combination of direct mapping and associative mapping
 - Direct: First map a MB to a cache set (instead of a CB)
 - Associative: Then map to any CB in the cache set
- K-way Set Associative:
 A cache set is of k CBs.
 - Ex: 2-way set associative
 - $128 \div 2 = 64 (sets)$
 - For MB #j, (j mod 64)
 derives the Set number.
 - E.g. MBs 0, 64, 128, ..., 4032→ Cache Set #0.



Set Associative Mapping (3/3)

1 Block = 2³ Words 1 Word = 2¹ Bytes


Main

- Consider 2-way set associative.
- Trick: Interpret the 16-bit address as follows:
 - Tag: The first 6 bits (quotient).
 - Set: The middle 6 bits (remainder).
 - 6 bits: There're 26 cache sets.
 - Word & Byte: The last 3 & 1 bits.

Ex: CPU is looking for $(0FF4)_{16}$

- Assume all CBs are empty.
- $MAR = (0000 1111 1111 0100)_2$
- $MB = (0000 1111 11111)_2 = (255)_{10}$
- Cache Set = $(1111111)_2$ = $(63)_{10}$
- $Tag = (000011)_2$

Note: **ALL tags** of CBs in a set must be compared (done in parallel by hardware).



Class Exercise 7.4

1 Block = 2³ Words 1 Word = 2¹ Bytes

Main

Memory

Block 0


Block 1

 Assume 2-way set associative mapping is used, and all CBs are empty initially.

Considering CPU is looking for (8010)₁₆:

— Which MB will be loaded into the cache?

- Which CB will store the MB?
- What is the new tag for the CB?



(i.e. 0~4095)

Block 63 Block 64 Block 65 Block 127 Block ??? **Block 4095**

Summary of Mapping Functions (1/2)



Direct

A Memory Block is directly mapped (%) to a Cache Block.

Associative


A Memory Block can be mapped to any Cache Block.

(First come first serve!)


Set Associative

A Memory Block is directly mapped (%) to a Cache Set.

In a **Set**? **Associative**!




Cache Memory Blocks



Cache


Memory Blocks



Cache Blocks Memory Blocks

Summary of Mapping Functions (2/2)





Outline



- Cache Basics
- Mapping Functions
 - Direct Mapping
 - Associative Mapping
 - Set Associative Mapping
- Replacement Algorithms
 - Optimal Replacement
 - Least Recently Used (LRU) Replacement
 - Random Replacement
- Working Examples

Replacement Algorithms




- Replace: Write Back (to old MB) & Overwrite (with new MB)
- Direct Mapped Cache:
 - The CB is pre-determined directly by the memory address.
 - The replacement strategy is trivial: <u>Just replace the pre-</u> determined CB with the new MB.
- Associative and Set Associative Mapped Cache:
 - Not trivial: Need to determine which block to replace.
 - Optimal Replacement: Always keep CBs, which will <u>be used</u> sooner, in the cache, if we can <u>look into the future</u> (not practical!!!).
 - Least recently used (LRU): Replace the block that has gone the longest time without being accessed by looking back to the past.
 - Rationale: Based on <u>temporal locality</u>, CBs that have been referenced recently will be most likely to be referenced again soon.
 - Random Replacement: Replace a block randomly.
 - Easier to implement than LRU, and quite effective in practice.

Optimal Replacement Algorithm



- Optimal Algorithm: Replace the CB that will not be used for the longest period of time (in the future).
- Given an associative mapped cache, which is composed of 3 Cache Blocks (CBs 0~2).




The optimal algorithm causes 9 times of cache misses.

LRU Replacement Algorithm



- LRU Algorithm: Replace the CB that has not been used for the longest period of time (in the past).
- Given an associative mapped cache, which is composed of 3 Cache Blocks (CBs 0~2).




- The LRU algorithm causes 12 times of cache misses.

time



- First-In-First-Out Algorithm: Replace the CB that has arrived for the longest period of time (in the past).
- Given an associative mapped cache, which is composed of 3 Cache Blocks (CBs 0~2).
- Please fill in the cache and state cache misses.



Outline



- Cache Basics
- Mapping Functions
 - Direct Mapping
 - Associative Mapping
 - Set Associative Mapping
- Replacement Algorithms
 - Optimal Replacement
 - Least Recently Used (LRU) Replacement
 - Random Replacement
- Working Examples

Cache Example



- Cache Configuration:
 - Cache has 8 blocks.
 - A block is of $1 (= 2^{\circ})$ word.
 - A word is of 16 bits.

```
short A[10][4];
int sum = 0;
int j, i;
double mean;
// 1) forward loop
for (j = 0; j \le 9; j++)
  sum += A[j][0];
mean = sum / 10.0;
// 2) backward loop
for (i = 9; i >= 0; i--)
  A[i][0] = A[i][0] / mean;
```


- Consider a program:
 - 1) Computes the <u>sum</u> of the first column of an array using a forward loop.
 - 2) Normalizes the first column of an array by its mean (i.e. average) using a backward loop.
 - A[10][4] is an array of words located at memory (7A00)₁₆~(7A27)₁₆ in row-major order.

Row-Major vs. Column-Major Order




- Row-major order and column-major order are methods for storing multidimensional arrays in memory.
 - Row-Major: The consecutive elements of a row reside next to each other.
 - Column-Major: The consecutive elements of a column reside next to each other.
- For example,

Row-major order



Column-major order




Values as stored in Memory: 1

Column major: $\begin{pmatrix} 1 & 5 & 9 & 13 \\ 2 & 6 & 10 & 14 \\ 3 & 7 & 11 & 15 \end{pmatrix}$

Row major: $\begin{pmatrix} 1 & 2 & 3 & 4 \\ 5 & 6 & 7 & 8 \\ 9 & 10 & 11 & 12 \\ 10 & 14 & 15 & 10 \end{pmatrix}$

Cache Example (Cont'd)







- A block is of 2⁰ word: There is no "word" bit.
- A word is of 2¹ bytes: There is one "byte" bit (X).₄₇

Direct Mapping




- The last 3-bits of address decide the CB.
 - Memory Block Num. % 8 → Cache Block Num.
- No replacement algorithm is needed.
- When i = 9 and i = 8: 2 cache hits in total.
- Only 2 out of the 8 cache positions are used.
 - Very poor cache utilization: 25%







- Assume direct mapped cache is used.
- What if the *i* loop is a forward loop?




						Co	ntent	of C	ache	Bloc	ks aft	er Lo	ор Р	ass (i.e. T	imeli	ne)			Content of Cache Blocks after Loop Pass (i.e. Timeline)														
		j = 0	j = 1	j = 2	j = 3	j = 4	j = 5	j = 6	j = 7	j = 8	j = 9	i = 0	i = 1	i = 2	i = 3	i = 4	i = 5	i = 6	i = 7	i = 8	i = 9													
	0	A[0][0]	A[0][0]	A[2][0]	A[2][0]	A[4][0]	A[4][0]	A[6][0]	A[6][0]	A[8][0]	A[8][0]																							
	1																																	
	2																																	
Cache Block	3																																	
Number	4		A[1][0]	A[1][0]	A[3][0]	A[3][0]	A[5][0]	A[5][0]	A[7][0]	A[7][0]	A[9][0]																							
	5																																	
	6																																	
	7																																	

Associative Mapping




- All CBs are used in the FCFS basis.
- LRU replacement policy is used.
- When i = 9, 8, ..., 2: 8 cache hits in total.
- 8 out of the 8 cache positions are used.
 - Optimal cache utilization: 100%



						Coi	ntent	of Ca	ache	Bloc	ks aft	ter Lo	ор Р	ass (i.e. T	imeli	ne)				
		j = 0	j = 1	j = 2	j = 3	j = 4	j = 5	j = 6	j = 7	j = 8	j = 9	i = 9	i = 8	i = 7	i = 6	i = 5	i = 4	i = 3	i = 2	i = 1	i = 0
	0	A[0][0]	A[0][0]	A[0][0]	A[0][0]	A[0][0]	A[0][0]	A[0][0]	A[0][0]	A[8][0]	A[0][0]										
	1		A[1][0]	A[1][0]	A[1][0]	A[1][0]	A[1][0]	A[1][0]	A[1][0]	A[1][0]	A[9][0]	A[1][0]	A[1][0]								
	2			A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[2][0]
	3				A[3][0]																
Block Number	4					A[4][0]															
	5						A[5][0]														
	6							A[6][0]													
	7								A[7][0]												
CCCIO	_ /	01.	-07. (ر د د د د	: A	1:00 (2004	00 T4							Too		امام ا	ls.	.4		المماد



- Assume associative mapped cache is used.
- What if the i loop is a forward loop?



						Co	ntent	of C	ache	Bloc	ks aft	er Lo	op P	ass (i.e. T	imeli	ne)				
		j = 0	j = 1	j = 2	j = 3	j = 4	j = 5	j = 6	j = 7	j = 8	j = 9	i = 0	i = 1	i = 2	i = 3	i = 4	i = 5	i = 6	i = 7	i = 8	i = 9
	0	A[0][0]	A[8][0]	A[8][0]																	
	1		A[1][0]	A[9][0]																	
	2			A[2][0]																	
Cache Block	3				A[3][0]																
Number	4					A[4][0]	A[4][0]	A[4][0]	A[4][0]	A[4][0]	A[4][0]										
	5						A[5][0]	A[5][0]	A[5][0]	A[5][0]	A[5][0]										
	6							A[6][0]	A[6][0]	A[6][0]	A[6][0]										
	7								A[7][0]	A[7][0]	A[7][0]										

4-way Set Associative Mapping




- There are total 8 ÷ 4 = 2 Cache Sets.
 - Memory Block Num. % 2 → Cache Set Num.
- The numbers of accessed MBs are all "even" (e.g. 7A00, 7A04) → Mapped to Cache Set #0.
- LRU replacement policy is used.
- When i = 9, 8, ..., 6: 4 cache hits in total.
- 4 out of the 8 cache positions are used (50% Util.).


i first column
i A[0][0]: (7A00)
A[1][0]: (7A04)
A[2][0]: (7A08)
A[3][0]: (7A0C)
A[4][0]: (7A10)
A[5][0]: (7A14)
A[6][0]: (7A18)
A[7][0]: (7A1C)
A[8][0]: (7A20)
A[9][0]: (7A24)

						Co	ntent	of C	ache	Bloc	ks af	er Lo	ор Р	ass (i.e. T	imelii	ne)				
		j = 0	j = 1	j = 2	j = 3	j = 4	j = 5	j = 6	j = 7	j = 8	j = 9	i = 9	i = 8	i = 7	i = 6	i = 5	i = 4	i = 3	i = 2	i = 1	i = 0
	0	A[0][0]	A[0][0]	A[0][0]	A[0][0]	A[4][0]	A[4][0]	A[4][0]	A[4][0]	A[8][0]	A[4][0]	A[4][0]	A[4][0]	A[4][0]	A[0][0]						
Set 0	1		A[1][0]	A[1][0]	A[1][0]	A[1][0]	A[5][0]	A[5][0]	A[5][0]	A[5][0]	A[9][0]	A[9][0]	A[9][0]	A[9][0]	A[9][0]	A[5][0]	A[5][0]	A[5][0]	A[5][0]	A[1][0]	A[1][0]
3610	2			A[2][0]	A[2][0]	A[2][0]	A[2][0]	A[6][0]	A[2][0]	A[2][0]	A[2][0]										
CB#	3				A[3][0]	A[3][0]	A[3][0]	A[3][0]	A[7][0]	A[3][0]	A[3][0]	A[3][0]	A[3][0]								
CD#	4																				
Set 1 ≺	5																				
	6																				
	7																				



- Assume 4-way set associative mapped cache is used.
- What if the *i* loop is a forward loop?





Summary



- Cache Basics
- Mapping Functions
 - Direct Mapping
 - Associative Mapping
 - Set Associative Mapping
- Replacement Algorithms
 - Optimal Replacement
 - Least Recently Used (LRU) Replacement
 - Random Replacement
- Working Examples